Electronic Design and Solution Fair 2006
 
VERIFIC DESIGN AUTOMATION [新興ベンダーパビリオン]
VERIFIC DESIGN AUTOMATION [Venture Company Pavilion]
1006
 
 
本社 1516 OAK STR #115, ALAMEDA, CA 94501, USA
連絡先
TEL:+1510-522-1555
FAX:+1510-522-1553
E-mail:sales@verific.com
URL:http://www.verific.com
出展物紹介 VERIFIC DESIGN AUTOMATION DEVELOPS VERILOG, VHDL, AND SYSTEMVERILOG PARSERS, ANALYZERS, AND ELABORATORS FOR THE EDA MARKET. OUR CUSTOMERS APPLICATIONS INCLUDE SYNTHESIS SIMULATION, LOGIC EQUIVALENCE, FORMAL VERIFICATION, EMULATION, DESIGN FOR TEST, RTL DEBUG, AND VIRTUAL PROTOTYPING TOOLS. VERIFIC LICENSES ITS SOFTWARE ROYALTY-FREE AND SHIPS C++ SOURCE CODE TO ITS CUSTOMERS.
 



 



日本エレクトロニクスショー協会
phone : 03-5402-7601 FAX:03-5402-7605
http://www.jesa.or.jp
ALL Rights Reserved by Japan Electronics Show Association
当サイトはIE5.0以上、 NN4.7以上で動作確認を行っております