Electronic Design and Solution Fair 2007
 
CHIPVISION DESIGN SYSTEMS AG 231
 
 
所在地 Fritz Cock Str. 5 26121 Oldenburg, Germany
連絡先
TEL:49-44135042346
FAX:49-44135042350
E-mail:kabous@chipvision.com
URL:http://www.chipvision.com
出展物紹介 ChipVision Design Systems is the leading supplier of low power system level electronic design automation (EDA) software tools and services that enable the design of complex integrated circuits (ICs) for the communications, wireless, and consumer product markets.
The application of ChipVision’s design for low power solutions in the pre-implementation phase substantially reduces cost and time to market. They shorten the SoC design cycle by allowing pre-RTL optimization for low power.
ChipVision’s power optimization solution ORINOCO is the first design tool that efficiently allows designers to bridge between the Electronic System Level (ESL), at which the most significant reduction of power can be achieved, and the RT Level.
ChipVision’s tool ORINOCO provides the most effective and fastest alternative to existing low power optimization methodologies,which are limited today to RT level, gate level, transistor level or to error-prone manual methods.
ORINOCO processes as input ANSI C or SystemC(TM) executable specifications. It optimizes designs for low power using a combination of simulation, micro architecture prediction and power modeling of resources.
The power estimates provided by ORINOCO guide design teams to optimize algorithms, data path bit width, design activity,resources, memory accesses, memory configurations, leakage, voltage and performance, clock gating and interconnect.
Using these optimization techniques design teams have been able to achieve up to 75% reduction in power dissipation.
After optimization for low power ORINOCO lets design teams effectively communicate the design specification and constraints for low power using a“Micro Architecture Specification, which can be used to guide the implementation for RTL design teams or to constrain high level synthesis tools.
ChipVision provides a variety of services to assist designers in the adoption of low power optimization methods. They range from tool usage training to turnkey low power designs. ChipVision provides designers appropriate training to utilize ORINOCO and optimize power hungry blocks from specification to RTL. The professional services comprise also the integration of ORINOCO into customers proprietary design flows. Each customer will have unique requirements and ChipVision provides assistance in this integration process thru the experience it gained in several projects.
ChipVision’s customers are able to pick the appropriate engagement model for their needs with the ultimate goal to transfer its low power experience, tools and techniques to design teams in the most efficient manner possible.
出展者セミナー  
CHIPVISION DESIGN SYSTEMS AG
1月25日(木) DM5  10:30 〜 11:15
システムレベルにおけるUWB/128FFTプロセッサのパワー見積もりと最適化
佐々木 伸幸氏 (CHIPVISION DESIGN SYSTEMS 代表)
CHIPVISION社はESLでのローパワーソリューションを提供します。本セミナーではUWBシステム/128点FFTプロセッサのデザイン探索、最適化を行う低消費電力化手法をご覧いただきます。ここでは様々なアーキテクチャを検討し、消費電力を3分の2まで削減しています。ORINOCO(R)を使用することにより、パワーにおける問題を早期解決し、製品化までの時間短縮と最大のパワーセービングが可能となります。
1月26日(金) DM2  10:30 〜 11:15
システムレベルにおけるUWB/128FFTプロセッサのパワー見積もりと最適化
佐々木 伸幸氏 (CHIPVISION DESIGN SYSTEMS 代表)
CHIPVISION社はESLでのローパワーソリューションを提供します。本セミナーではUWBシステム/128点FFTプロセッサのデザイン探索、最適化を行う低消費電力化手法をご覧いただきます。ここでは様々なアーキテクチャを検討し、消費電力を3分の2まで削減しています。ORINOCO(R)を使用することにより、パワーにおける問題を早期解決し、製品化までの時間短縮と最大のパワーセービングが可能となります。

   
   



 
 




日本エレクトロニクスショー協会
phone : 03-5402-7601 FAX:03-5402-7605
http://www.jesa.or.jp
ALL Rights Reserved by Japan Electronics Show Association
当サイトはIE5.0以上、 NN4.7以上で動作確認を行っております