• Home
  • What's EDSFair
  • Exhibitors
  • Exhibitor Seminar Search
  • Special Stage
  • Special Zone
  • FPGA/PLD Design Conference
  • Access / Accommodation
  • Press Room
  • Contact

 Exhibitor Detail : Artgraphics
316 

Artgraphics

Exhibit introduction

We will be presenting two classes of products: software IP and an RTL inspection tool.

The software IP provides a cost-performance effective solution to high-performance EDA tool development. It includes advanced methods as well as elementary methods of which functionality is fundamental in EDA tool development. The methods of the software IP are highly efficient and superior to STL (Standard Template Library) and C/C++ libraries.

The RTL inspection tool is built on top of the software IP and comprises a SystemVerilog parser, an elaborator, a fast RTL synthesizer, and a fast RTL optimizer. The tool is to offer a cost-performance effective solution to RTL design.


Contact info

EDA Development Department
TEL:03-3694-7443
FAX:03-3697-9017
E-mail:kazuya.shinozuka@nifty.com

Address

8-14-1 Tateishi, Katsushikaku-ku,
Tokyo,Japan
124-0012

Back to exhibit list