出展者詳細 Jasper Design Automation
F-25 

Jasper Design Automation

出展物紹介



Jasper delivers industry-leading EDA software solutions for semiconductor design, verification, and reuse, based on the state-of-the-art formal technology. Customers include worldwide leaders in wireless, consumer, computing, and networking electronics, with over 150 successful chip deployments. Jasper, headquartered in Mountain View, California, is privately held, with offices and distributors in North America, South America, Europe, and Asia. Visit www.jasper-da.com to reduce risks; increase design, verification and reuse productivity; and accelerate time to market.


出展者セミナー

2011年
11月18日(金)
時間:10:00 〜 10:45   会場:DM3
Leveraging Jasper Formal Verification Throughout the Entire Design Cycle
Oz Levia
Vice President of Marketing and Business Development, Jasper Design Automation Inc.
The adoption of formal verification technologies is increasing as designs become more complex. Jasper Design Automation’s unique and powerful formal technologies break through to go beyond typical formal solutions to address a wide range of applications. With Jasper’s solutions, the benefits of formal technology can now been reaped throughout all design and verification stages including:

・ Stand-alone verification of architectural protocols
・ Designer sandbox testing for RTL development
・ End-to-end data packet integrity
・ SoC connectivity and integration verification
・ Root-cause isolation and full proofs during post-silicon debug
・ Property Synthesis and coverage closure

Jasper’s formal verification is a valuable addition to traditional verification methods. For example, applying Jasper’s formal techniques early in the design cycle to exhaustively verifying block-level design functionality can produce higher quality RTL delivered to unit and system level verification. Attendees will learn about unique Jasper formal technologies and flows that enable designers and verification engineers to augment existing flows. Also included will be discussions about how effort applied to one application can be leveraged in others. When applied intelligently, Jasper formal technologies can enhance traditional design and verification flows to help reduce the risks associated with increasing SoC complexity.

連絡先

マーケティング部
Marketing
TEL:+1 650 966 0200   FAX:+1 650 625 9840
E-mail:info@jasper-da.com
URL:http://www.jasper-da.com

所在地

〒94041-

707 California Street
Mountain View, CA 94041
USA

出展者一覧 / 検索 に戻る

来場登録・マイページはこちら

主催者

同時開催

メディアパートナー

Tech-On

半導体産業新聞

EE Times Japan

このページの先頭へ

出展をご検討の方
個人情報保護方針 | 著作権について | お問い合わせ / ご意見・ご要望 | サイトマップ